Octal buffer/line driver; 3-state; inverting Rev. 7 — 5 August 2024

1. General description

The 74HC240; 74HCT240 is an 8-bit inverting buffer/line driver with 3-state outputs. The device can be used as two 4-bit buffers or one 8-bit buffer. The device features two output enables (1 \overline{OE} and 2 \overline{OE}), each controlling four of the 3-state outputs. A HIGH on n \overline{OE} causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
- JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Input levels:
 - For 74HC240: CMOS level
 - For 74HCT240: TTL level
- Inverting 3-state outputs
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C


3. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
<u>74HC240D</u> 74HCT240D	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	<u>SOT163-1</u>
<u>74HC240PW</u> 74HCT240PW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	<u>SOT360-1</u>
<u>74HC240BQ</u> 74HCT240BQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	<u>SOT764-1</u>

ne<mark>x</mark>peria


Octal buffer/line driver; 3-state; inverting

4. Functional diagram



5. Pinning information





5.2. Pin description

...

Symbol	Pin	Description
1 <u>0E</u> , 2 <u>0E</u>	1, 19	output enable input (active LOW)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 8	data input
2Y0, 2Y1, 2Y2, 2Y3	3, 5, 7, 9	bus output
GND	10	ground (0 V)
2A0, 2A1, 2A2, 2A3	17, 15, 13, 11	data input
1Y0, 1Y1, 1Y2, 1Y3	18, 16, 14, 12	bus output
V _{CC}	20	supply voltage

6. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.

Input nOE		Output
nOE	nAn	nYn
L	L	Н
L	Н	L
Н	X	Z

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	V_{I} < -0.5 V or V_{I} > V_{CC} + 0.5 V	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O}$ < -0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	-	±20	mA
I _O	output current	$-0.5 V < V_O < V_{CC} + 0.5 V$	-	±35	mA
I _{CC}	supply current		-	70	mA
I _{GND}	ground current		-70	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[1]	-	500	mW

For SOT163-1 (SO20) package: P_{tot} derates linearly with 12.3 mW/K above 109 °C.
 For SOT360-1 (TSSOP20) package: P_{tot} derates linearly with 10.0 mW/K above 100 °C.
 For SOT764-1 (DHVQFN20) package: P_{tot} derates linearly with 12.9 mW/K above 111 °C.

8. Recommended operating conditions

Symbol	Parameter	Conditions		74HC24	D	7	Unit		
			Min	Тур	Мах	Min	Тур	Max	1
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

Table 5. Recommended operating conditions

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-	°C to 5 °C		°C to 5 °C	Unit
			Min	Тур	Max	Min	Мах	Min	Мах	1
74HC24	0									
VIH	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
VIL	LOW-level input	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I _O = -6.0 mA; V _{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I _O = -7.8 mA; V _{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 6.0 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		I _O = 7.8 mA; V _{CC} = 6.0 V	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{OZ}	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL}; V_{CC} = 6.0 \text{ V};$ $V_O = V_{CC} \text{ or } \text{GND}$	-	-	±0.5	-	±5.0	-	±10	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	-	80	-	160	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT2	40									
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -6 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								1
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 6.0 mA	-	0.16	0.26	-	0.33	-	0.4	V

Octal buffer/line driver; 3-state; inverting

Symbol	Parameter	Conditions	25 °C				°C to 5 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
lı	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{OZ}	OFF-state output current	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 5.5 \text{ V};$ $V_{O} = V_{CC} \text{ or GND}$	-	-	±0.5	-	±5.0	-	±10	μA
I _{CC}	supply current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $I_{O} = 0$ A	-	-	8.0	-	80	-	160	μA
ΔI _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 V$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 V$ to 5.5 V; $I_0 = 0 A$								
		nAn or inputs	-	150	540	-	675	-	735	μA
		nOE input	-	70	252	-	315	-	343	μA
CI	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND = 0 V; for test circuit see Fig. 6.

Symbol	Parameter	Conditions			25 °C			°C to 5 °C	-40 °C to +125 °C		Unit
				Min	Тур	Мах	Min	Max	Min	Max	1
74HC24	0										
t _{pd}	propagation delay	nAn to nYn; see <u>Fig. 4</u>	[1]								
		V _{CC} = 2.0 V		-	30	100	-	125	-	150	ns
		V _{CC} = 4.5 V		-	11	20	-	25	-	30	ns
		V _{CC} = 5.0 V; C _L = 15 pF		-	9	-	-	-	-	-	ns
		V _{CC} = 6.0 V		-	9	17	-	21	-	26	ns
t _{en}	enable time	nOE to nYn; see Fig. 5	[2]								
		V _{CC} = 2.0 V		-	39	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	14	30	-	38	-	45	ns
		V _{CC} = 6.0 V		-	11	26	-	33	-	38	ns
t _{dis}	disable time	nOE to nYn or see Fig. 5	[3]								
		V _{CC} = 2.0 V		-	41	150	-	190	-	225	ns
		V _{CC} = 4.5 V		-	15	30	-	38	-	45	ns
		V _{CC} = 6.0 V		-	12	26	-	33	-	38	ns
t _t	transition time	see Fig. 4	[4]								
		V _{CC} = 2.0 V		-	14	60	-	75	-	90	ns
		V _{CC} = 4.5 V		-	5	12	-	15	-	18	ns
		V _{CC} = 6.0 V		-	4	10	-	13	-	15	ns
C _{PD}	power dissipation capacitance	per buffer; V_1 = GND to V_{CC}	[5]	-	30	-	-	-	-	-	pF

Octal buffer/line driver; 3-state; inverting

Symbol	Parameter	Conditions		25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Mi	n 1	Тур	Max	Min	Max	Min	Max	
74HCT24	40	·									
t _{pd}	propagation delay	nAn to nYn; see Fig. 4 [1]								
		V _{CC} = 4.5 V	-		11	20	-	25	-	30	ns
		V _{CC} = 5.0 V; C _L = 15 pF	-		9	-	-	-	-	-	ns
t _{en}	enable time	$n\overline{OE}$ to nYn; V _{CC} = 4.5 V; [2 see Fig. 5	2] -		13	30	-	38	-	45	ns
t _{dis}	disable time	$n\overline{OE}$ to nYn; V _{CC} = 4.5 V; [3 see Fig. 5	6] -		13	25	-	31	-	38	ns
t _t	transition time	V _{CC} = 4.5 V; see <u>Fig. 4</u> [4	- [5	12	-	15	-	18	ns
C _{PD}	power dissipation capacitance	per buffer; $V_I = GND$ to $V_{CC} - 1.5 V$ [5	j] -		30	-	-	-	-	-	pF

 t_{pd} is the same as t_{PHL} and t_{PLH} . [1]

[2] $\dot{t_{en}}$ is the same as t_{PZH} and t_{PZL} .

 t_{dis} is the same as t_{PHZ} and t_{PLZ} . [3]

[4] t_t is the same as t_{THL} and t_{TLH} . [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W): $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;


 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching; $\Sigma (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.

Octal buffer/line driver; 3-state; inverting



10.1. Waveforms and test circuit

Input Output Туре VY V_M V_M ٧_x 74HC240 0.1 × V_{CC} $0.9 \times V_{CC}$ 0.5 × V_{CC} $0.5 \times V_{CC}$ 1.3 V 74HCT240 1.3 V $0.9 \times V_{CC}$ 0.1 × V_{CC}

Octal buffer/line driver; 3-state; inverting




Fig. 6. Test circuit for measuring switching times

Table 9. Test data

Туре	Input		Load		S1 position			
	VI	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
74HC240	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	
74HCT240	3 V	6 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	

11. Package outline




Fig. 7. Package outline SOT163-1 (SO20)

Octal buffer/line driver; 3-state; inverting




Fig. 8. Package outline SOT360-1 (TSSOP20)

⁷⁴HC_HCT240

Octal buffer/line driver; 3-state; inverting




Fig. 9. Package outline SOT764-1 (DHVQFN20)

12. Abbreviations

Table 10. Abbreviation	ons
Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESDA	ElectroStatic Discharge Association
НВМ	Human Body Model
JEDEC	Joint Electron Device Engineering Council
TTL	Transistor-Transistor Logic

13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT240 v.7	20240805	Product data sheet	-	74HC_HCT240 v.6
Modifications:	• <u>Section 2</u> : E	SD specification updated a	according to the la	atest JEDEC standard.
74HC_HCT240 v.6	20210903	Product data sheet	-	74HC_HCT240 v.5
Modifications:	Type number	ers 74HC240DB and 74HC	T240DB (SOT33	9-1) removed.
74HC_HCT240 v.5	20200715	Product data sheet	-	74HC_HCT240 v.4
	guidelines c Legal texts <u>Section 2</u> u	have been adapted to the r	new company nar	ne where appropriate.
74HC_HCT240 v.4	20160225	Product data sheet	-	74HC_HCT240 v.3
Modifications:	Type number	ers 74HC240N and 74HCT	240N (SOT146-1) removed.
	00070000	B I <i>I</i> I I I I		
74HC_HCT240 v.3	20070802	Product data sheet	-	74HC_HCT240_CNV v.2
74HC_HCT240 v.3 Modifications:	The format guidelines c Legal texts	Product data sheet of this data sheet has been of NXP Semiconductors. have been adapted to the r number 74HC240BQ and	new company nar	mply with the new identity ne where appropriate.

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

Octal buffer/line driver; 3-state; inverting

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	3
5.1. Pinning	3
5.2. Pin description	3
6. Functional description	4
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	5
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	8
11. Package outline	10
12. Abbreviations	13
13. Revision history	13
14. Legal information	14

© Nexperia B.V. 2024. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 5 August 2024